

Microprocessor

There are two way for Binary Addition

- 1) Normal Binary Addition
- 2) BCD Addition (Binary coded Decimal No)

1) Normal Binary Addition

Input		Output	
A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

- 2) BCD Addition: These BCD start from 0 and end with 9. They do not have any base

Number System

- 1) Decimal $\rightarrow 10$
- 2) Binary $\rightarrow 2$
- 3) Octal $\rightarrow 8$
- 4) Hexa decimal $\rightarrow 16$

- All of the instruction in Microprocessor written with hexadecimal no.
- Most of the system relates binary no from any types of no because binary no can easily be converted in octal no as well as hexadecimal

$$(100.973)_{10}$$

2		100		• 973
2		50 - 0		<u>× 2</u>
2		25 - 0		1.946
2		12 - 1		<u>× 2</u>
2		6 - 0		1.892
2		3 - 0		<u>× 2</u>
		1 - 1		1.784

$$(1100100.111)_2$$

8		100		• 973
8		12 - 4		<u>× 8</u>
		1 - 4		7.784
				<u>× 8</u>
				6.272

$$(114.76)_8$$

16		100		• 973
		6 - 4		<u>× 16</u>
				5.858

$$(64.50)_{16}$$

$$\rightarrow 100 + 973$$

0001	0000	0000	
1001	0111	0011	
1010	0111	0011	
0110			
10000	0111	0011	
1073			

$$\frac{1073}{1118}$$

Rules: 1) When result of two no after normal binary addition is greater than 9 then 6 will added

2) If Result of two no less than 9 and carry will generate then 6 will be added.

3) If result of two no less than or equal to 9 and carry will generate result will be same

~~57~~ 577 + 489

$$\begin{array}{r}
 577 \quad 010101110111 \\
 489 \quad 010010001001 \\
 \hline
 101000000000 \\
 011001100110 \\
 \hline
 1000001100110 \\
 1066
 \end{array}$$

→ Subtraction: In 4 way Subtraction can be done

1) Normal Binary Subtraction

Input		Output	
A	B	Difference	Borrow
0	0	0	0
0	1	1	1
1	0	1	0
1	1	0	0

2) 1's Complement Subtraction & Also known as inversion

45 - 15

$$\begin{array}{r}
 45 \rightarrow 100101 \\
 15 \rightarrow 001101
 \end{array}$$

$$\begin{array}{r}
 2^5 \quad 2^4 \quad 2^3 \quad 2^2 \quad 2^1 \quad 2^0 \\
 32 \quad 16 \quad 8 \quad 4 \quad 2 \quad 1 \\
 \hline
 101101
 \end{array}$$

001111 → 15

$$\begin{array}{r}
 101101 \\
 110000 \\
 \hline
 1011101
 \end{array}$$

$$\begin{array}{r} 1011101 \\ + 1 \\ \hline 11011110 \end{array}$$

$$\begin{array}{r} 2 \overline{) 30} \\ 2 \overline{) 15-0} \\ 2 \overline{) 7-1} \\ 2 \overline{) 3-1} \\ 1 \overline{) 1-1} \end{array}$$

32 16 8 4
0 1 1 1

9's Complement

64 32 16 8 4 2


BCD Subtraction $\rightarrow$ 9's & 10's Complements are used in BCD subtraction.

Microprocessor $\div$ 8085 is the most popular microprocessor in 8 bit series because it is fastest microprocessor because of NMOS Technology (N-channel Metal Oxide Semiconductor). In NMOS current conduction is only due to electrons. 8 bit microprocessor means 8 bit data can be executed at a time. For more than 8 bit first function related with first 8 bit after execution of first 8 bit another 8 will be executed means time delay increases for more than 8 bit executed therefore of the region it operates at frequency of 3.07 MHz.

Another advantage is that it operates at

- power supply of +5V
- One more advantage of 8085 it is compatible with TTL logical family
- It is 40 pin IC package Earlier Microprocessor intel 8080 uses newest technology because of this 8080 is not studied.
- One more disadvantage is that it requires 3 power supply for its operation and it is not compatible with TTL Technology

General Architecture of 8085



ALU stands for Arithmetic and Logical Unit. All Arithmetic operation eg subtraction, addition and logical operations are performed using ALU. Apart from these ALU also performs rotation, shifting, clearing and refreshing.

Accumulator: It is the primary register of 8085. All the operations performed by ALU give results that result is stored in Accumulator and also operations are performed.

Using Accumulator

→ General purpose Register ÷ 8085 having 6 general purpose register. Each of 8 bit long (B C D E H L)
It is used for Temporary storage during execution of instruction

→ Special purpose Register ÷ The Register are used by Microprocessor itself. User cannot use these Register
eg ÷ program Counter, instruction register and Status Register (flag eg carry flag)

Stack pointer ÷

Timing and control unit ÷ It controls flow of signal require for operation of instruction for transferring of data from microprocessor to memory or to output devices

Evaluation of Microprocessor ÷

Intel 4004 was first microprocessor based upon premost technology. It was of 4 bit processing speed was very slow than 8 bit microprocessor was again developed by intel 8080 & 8085, 8080 was PMOS and 8085 on N-MOS

Intel then introduce 16 bit microprocessor 8086, 8088 and 80186 there 16 bit microprocessor were very fast because of VLSI Technology.

VLSI uses C-MOS logic Family (Complimentary metal Oxide semiconductor)

In this technology for designing any logic ckt there is need of resistor

Resistors are passive elements and register design by active element. If resistor will not be used in the circuit having affect will be zero.


Then Intel introduce 32 bit microprocessors Intel 80386, 80486, pentium 1,2,3,4 after that 64 bit system was developed.

8 bit, 16 bit, 24 bit, 32 bit, 64 bit defines word length of microprocessor.

8 bit = 1 byte

32 bit mean microprocessors will perform 32 bit data at a time, speed will increase by increasing word length because of this reason clock frequency or speed operation of microprocessor for different bit.

Intel	Year	Speed of operation	Bitwise	Memory
4004	1971	750 K Hertz	4 bit	1 Kilobyte
8085	1976	3.07 Megahz	8 bit	64 Kb
8086	1982	5-10 MHz	16 bit	1 Megabyte
80286, 80386	1985	6-12 MHz, 20-33 MHz	16 bit	16 Mb
80486	1989	25-100 MHz	32 bit	4 gigabyte
Pentium 1	1993	60-200 MHz	32 bit	4 gb
Pentium 2	1997	230-400 MHz	32 bit	4-6 GB
Pentium 3, 4	2000	upto 1.3 GHz, upto 1.3-1.5 GHz	32 bit	4-6 GB
Itanium	2001	upto 3 GHz	64 bit	4-12 GB



Registers:-

- ① Simple register (main register)
- ② General purpose registers
- ③ Special function registers
- ④ Other registers

Simple registers/

- ① Accumulator + ① 8 bit
- ② Used as a register for storing one data when two are arithmetically and logically operated
- ③ After ALU operation result is also stored in accumulator
- ④ When ~~sig~~ single no is to be logically operated only accumulator is used as a storage as well as storing result after execution

- ② General purpose registers: ~~B, C, D, E~~ B, C, D, E, H & L are used as General purpose registers
- ② Each 8 bit long
- ③ Pairing can also be done in a standard way to store 16 bit data
eg (B-C, D-E, H-L)
- 4) H-L pair is an exceptional pair which is used as a memory pointer to locate an address
LXI (H), 2000H

H recognise H-L pair of general purpose registers

Load 16 bit data immediately in H-L pair. It means 2000H is the location of memory where data is stored and it is recalled by an instruction MOV A, (M)

M locates memory location 2000H which is pointed by H-L pair

Exceptional point in 8085 microprocessors 16 bit additional can only be possible by using an instruction DAD

- ③ Special function registers: Stack pointer & Program Counter are two special function registers.
These are those registers which are used only by microprocessor not by user.

- Program Counter: It is a 16 bit register used by microprocessor.
- ② It holds the address of next instruction to be executed. For eg: After execution MOV A, instruction program Counter will be automatically incremented and points next location of memory where another data is stored.

Stack pointer: It is used when interrupt is generated by microprocessor. Interrupt is a command which stops the main program for a moment. At that time program Counter location will be stored in a stack and program Counter will be loaded with a new address through which sub-routine is called.

Sub-routine is a small program which is used many times by main program. For eg generating delay in main program after execution of each instruction.

Stack: Small memory location acquired by main program in RAM area.

- 4) Others Register: 1) Instruction register
2) Temporary register.

- 1) Instruction Register: 8 bit long
- 2) Will store opcode (8 bit) of an instruction.


- 2) Temporary Register ÷ 1) 8 bit long
② Will store data temporarily before execution of instruction

- ② Instruction Decoder: ^{Bits} It is generated by instruction register will be decoded by instruction decoder, it mean digital signal will be converted in analog signal and these signal will be sent to timing & control unit

Timing & Control Unit ÷

Signal generated by ID will be provided by microprocessor by a controlled way using this unit eg ÷ RD, WR, SID, SOD

SID & SOD is known as Serial in Data and Serial out data eg ÷ Copy data from pen drive to microprocessor or microprocessor to pen drive


- ② Address / Data Bus Buffer ÷ 1) 8 bit bidirectional
② Address as well as data on same bus
③ Both address and data will be differentiate by clock cycle generated by timing & control unit
④ First clock cycle () first will load lower 8 bit address on the bus
5) Two more clock cycle will load data on address bus.

$A_{D_0} - A_{D_7}$

4) Address BUS Buffer: $A_8 - A_{15}$ Higher order address bus unidirectional Address Latch - 74373 will be used as a temporary storage for lower bit of address if address ^{latch} will high then address is high or vice versa.

8085 AH¹ is only microprocessor which operates at 6MHz because of H-MOS technology

Pin Diagram of 8085: 40 pin IC package with DIP technology
↓
Dual inline



1) $AD_0 - AD_7$: Address bus bidirectional In this bus lower 8 bit address as well as the data to transfer depending upon timings given by controller ^{unit} using address latch

during first Clock Cycle lower 8 bit address is transfer and two more clock cycle will be required to transfer 8 data on the same bus. when address is transfer it lower 8 bit be stored in temporary register

- 2) $A_8 - A_{15} \div$ This bus carry higher 8 bit address which will be present for all three cycle when lower 8 bit address as well as data is sending in bidirectional bus then 16 bit address will be store and 8 bit data is transfered This technique is known as time multiplexing technique because it depend upon time sharing of address and data on bus.
- 3) Clock $\div$ This pin generates clock frequency of 3.07 MHz and will be applied to other digital IC's which require same clock pulse
- 4) ~~TRAP~~ $(RST 7.5, RST 6.5, RST 5.5) \div$ These pins are known as interrupt and also define as hardware interrupt because these are generated through microprocessor. These interrupt are initialise on the basis of priorities

Trap	Priority in descending order
RST 7.5	↓
RST 6.5	
RST 5.5	

Interrupts can also be differentiated on the basis of there processing and are known as maskable and non maskable interrupts

TRAP $\rightarrow$ Non maskable interrupt

$\left. \begin{array}{l} \text{RST 7.5} \\ \text{RST 6.5} \\ \text{RST 5.5} \end{array} \right\} \rightarrow \text{Maskable interrupt}$

Maskable interrupt $\div$ There processing can ^{be} stop at anytime. Trap exceptional interrupt because if executed can never be disable

$\rightarrow$ INTR $\div$ Also known as hardware interrupt, processing little bit different. Amongst all interrupt this interrupt have lower priority. When this interrupt activated Program Counter does not increase its content

$\rightarrow$ $\overline{\text{I-NTA}}$ $\div$ Interrupt Acknowledge Symbol. Base defined as active low signal. If zero will apply to this pin $\overline{\text{I-NTA}}$ will activated mean acknowledge signal is generated only interrupt request signal is received by microprocessor.

$\rightarrow$ $V_{SS} \div$ Ground Signal.

$\rightarrow$ $V_{CC} \div$ Power supply +5V

$\rightarrow$ X_1 & $X_2 \div$ These pins are used for generation of clock frequency of 6MHz. Between these two pins

Circuit without any input generate oscillation. It work only when output voltage is in phase with input voltage. When output applied to

Input known as positive feedback network

Frequency divider network is required to divide frequency from 6 to 3MHz

→ $\overline{IO/M}$: This pin is used to define whether address is of memory or input output device. If this pin is low address is of memory.

$\overline{IO/M}$: At this time input output ($\overline{IO/M}$) pin will be high. i.e. $\overline{IO/M} = 1$

→ $\overline{RESET/IN}$: Active low signal, this pin when low used to reset the system

→ $\overline{RESET/OUT}$: When high show system has be reset

→ ALE (Address Latch Enable) : When high lower bit address is transferred on the bus and when low data is transferred only using IC 7437

→ S_0 & S_1 : Known as status signal used to define instruction operation

S_1	S_0	operation
0	0	opcode fetch operation
0	1	Write operation
1	0	Read operation
1	1	Halt operation (stop)

- SID (Serial in Data) & SOD (Serial out Data):
These two pin are use for serial operation
for example copy data from pen drive
to computer or computer to pen drive.
- $\overline{RD}$ ÷ Read operation, Active low, data is easily
recognise from memory if $\overline{RD} = 0$.
- $\overline{WR}$ ÷ When any operation is performed on
memory for eg moving content from Accumulator
to memory.
- READY ÷ When active high show that peripheral
device is high for transferring of data.
- HOLD signal ÷ This signal when activated show
that when any other device is requesting
for address and data bus, when activated
it release the use of these buses.
- HLDA & Hold request is recieved by microprocessor.
- Instruction of 8085 ÷
Instruction is a Command given by Computer
to perform specific operation.
8085 microprocessor having 80 instruction set
Each microprocessor of different Company
having different instruction set. And these
instruction set are not compatible with
each other for eg intel & motorola microprocessor
having their different instruction set.

These are divided into different group.

- 1) Data transfer group
- 2) Arithmetic Group
- 3) Logical Group.
- 4) Branch Control Group.
- 5) Input output & machine Control Group.

1) Data transfer group: Instruction related with transferring, loading, storing and some exceptional instruction related with stack pointer comes under this group for eg MOV, STA, LDA, STL etc.

2) Arithmetic Group: Instructions related with Arithmetic operation comes under this group. for eg ADD, SUB, increment & decrement.

3) Logical group: Instruction related with logical operation for eg OR, EXOR, AND, Complement etc.
Resetting can also be done using logical operation.

4) Branch Control Group: Instruction related with Conditional operation comes under this group for eg jump, instruction related with sub routine (CALL & return) and restart instructions (instruction related with Software interrupts).

5) Input output & machine Control Group: All instruction are related with Input & output.

ports as well as controlling of machine is also perform or comes under this group. eg IN, OUT, instruction related with enabling and disabling of Interrupt and also Halt operation comes under this group.

Addressing modes of 8085: 5 modes comes under this category

- 1) Direct Addressing mode.
- 2) Register Addressing mode
- 3) Indirect Addressing mode
- 4) Immediate Addressing mode
- 5) Implicit Addressing mode

Addressing mode: These are define as the way of data transferring between register either having direct address or indirect address

- ② Data transferring within the register either direct or indirect
- ③ Operation on data either Self operation means single register will be used for whole of the operation or with the help of another register.

1) Direct Addressing mode: Address is given in the given instruction. for eg: LDA 16 bit Address. Load Directly The contents given by 16 bit address in instruction to accumulator

2) Register Addressing mode: This instruction copy the content of B register to accumulator
MOV A, B

3) Indirect Addressing mode: `LXI H, 2000H`
`MOV A, M`

`LXI H, 2000H` → This instruction will load 16 bit data in HL pair immediately. Now HL pair will act as a memory pointer which locate memory location in RAM area given by 2000H

`MOV A, M` → It will copy the content of memory specified by HL pointer into accumulator.

4) Immediate Addressing mode: Data is directly given in the instruction for eg `MVI A, 30H` → 8 bit data. It is immediately copied into Accumulator.

5) Implicit Addressing mode: If Data operation is performed by itself (with the help of Accumulator) then known as implicit accumulator.

Accumulator is only register which stores result. For 16 bit operation HL register will be used.

Assignment:

- 1) Perform Data sheet of I3, I5, I7 processor
- 2) Compare Pentium 1, 2, 3, 4 processor
- 3) Differentiate b/w Virtual & Cache memory.
- 4) Explain the Concept of Virtual memory with the help of Diagram.
- 5) Define interrupts why priority is required and how it is restore
- 6) Explain the Sequence that take place when an interrupt occur.
- 7) As the following memory unit determine no of Addressline, I/O lines and no of bytes.

- ① $64K \times 8$ ② $16M \times 32$ ③ $4G \times 16$ ④ $2K \times 16$

Instruction set of 8085: ① Data transfer group:
MOV Instruction can be done either can with
the help of Register or memory

MOV A, R/M (B, C, D, E, H, L)

- 1) from Register to Register $\rightarrow$ MOV A, R
- 2) Register to Memory $\rightarrow$ MOV M, R
- 3) Memory to Register $\rightarrow$ MOV R, M
- 4) Immediate Data transferring MVI A, 8bit
MVI M, 8bit

① MOV A, R: Content of register (B, C, D, E, H, L)
are copied to the contents of accumulator
MOV related with Copy Contents

It means after execution of this instruction
Register R will have same 8 bit data as that of
accumulator data. This mode stored in register
addressing mode. No flag will affected

② MOV M, R: This instruction copy the content of
register to memory (whose address is specified
by HL pair, Register indirect mode, No flag
will affected)

③ MOV R, M: Copy the content of memory to
register

④ MVI A, 8bit data: This instruction copy 8bit
data into accumulator and result is store
in register accumulator.

MVI M, 8 bit data: 8 bit data directly copied into 8 bit memory

Store Instruction: Store related with transferring of data

- ① STA, 16 bit Address
- ② SHLD, 16 bit Address.
- ③ STAX, rp

1) Flag STA 16 bit Address: Contents

Addressing mode flag div activation accumulator Contents will transfer to 16 bit address.
No flag is activate

2) SHLD, 16 bit address: No flag will eff. Direct Register.

Content of HL pair transferred to ^{given} 16 bit address

3) STAX, rp : Indirect, No flag.
Content of accumulator transferred to given Register pair (BC, D-E, H-L)

4) Load instruction: These instruction are opposite to Store instruction.

① LDA 16 bit Address: Addressing mode $\rightarrow$ 16 flags

Contents of given 16 bit address are transferred to accumulator.
Result store in Accumulator.

② LHLD ~~16~~ 16 bit address: Content of 16 bit address are transferred to H-L pair and Result is also stored in H-L pair

③ LDAX rp $\div$ Contents of Register transferred to accumulator.

④ LXI $H, 16 \text{ bit Data (Exceptional)}$ $\div$ 16 bit data is transferred to H-L pair and H-L pair in this instruction act as a memory pointer.

Exchange instruction $\div$

① XCHG rp

② XTHL

① XCHG rp $\div$ This instruction will exchange the contents of register pair (B-C & D-E) with the content of H-L pair.
Exchange related with Swapping of content not transferring as well as Copied of content.

② XTHL $\div$ Exchange the content of H-L pair with Stack pointer.

③ STHL instruction: This instruction will transfer the content of H-L to Stack pointer.

Arithmetic instruction $\div$

① ADD R/M } — without carry
② ANI 8 bit data }

③ ADC R/M } with carry
④ ACI 8 bit data }

① ADD R/M $\div$
addressing mode flag instruction
① Register Addressing mode
Content of Register/Memory will be added with Content of accumulator - factor of data
Stored in accumulator

② ADD 8 bit data $\div$ 8 bit data immediately added to accumulator with this instruction and the result is stored in accumulator.

③ ADC R/M $\div$ Content of Register/Memory are added with accumulator through carry. ~~Carry~~
It means carry bit will also be added to accumulator either set or reset.

④ ACI 8 bit data $\div$ 8 bit data immediately added with accumulator through carry

Subtraction: In Subtraction if a accumulator data is less than either register or memory or 8 bit data occurs borrow will generate. Borrow is nothing but again activation of carry flag.

- ① SUB R/M
- ② SUI 8 bit data
- ③ SBB R/M
- ④ SBI 8 bit data

① SUB R/M $\div$
Addressing Mode Flag instruction
Register Addressing mode

During subtraction 3 condition will lies

① If $A > R/M$ 8 bit data

② Of carry flag both will reset

③ If $A = R/M$ 8 bit data zero flag will reset

④ If $A < R/M$ 8 bit data carry flag will set

Contents of R/M will be subtract from accumulator
And flags will effects depending upon
above 3 condition and result is stored in accumulator.

① SUB 8 bit data: 8 bit content will immediately
subtracted with content of accumulator and
flag will effect depending upon above condition

② SBB R/M : Content of R/M will subtracted from
accumulator through carry (Borrow is nothing
i.e. is carry)

④ SBI 8 bit data: 8 bit content of R/M will immediately
subtracted from 8 through carry (Borrow)

Ques) Subtract two no - 15 - 20 Using 1's Complement
& 2's Complement

② -19(-4) using 1's & 2's complement

③ design logical gate which will perform all operation
NAND, NOR, NOT

Logical Instruction & operation:-
AND, OR, XOR, NOT (Complement operation),
Shifting operation

- ① AND:- Instruction is ANA R/M
Register addressing ANI 8bit data
mode

ANA R/M:- This instruction perform logical AND operation with the contents of register or memory using Accumulator Contents and result is store in accumulator
No flag will be activate

ANI 8bit data:- 8 bit data immediately ~~and~~ ANDed with Contents of accumulator and result is stored in accumulator

- ② OR:- ① ORA R/M
② ORI 8bit

ORA R/M:- R/M Content contain are logically OR with contents of accumulator and result stored in accumulator

ORI 8bit:- 8bit data immediately or with contents of accumulator and result is stored in accumulator

③ XOR $\div$ ① XRA R/M
XRI 8bit

XRA R/M $\div$ R/M content logically XOR with content of accumulator and result is stored in accumulator
Zero flag will effect

XRI 8bit $\div$ 8bit data immediately XOR with contents of accumulator and result is stored in $\div$ accumulator.

④ NOT $\div$ This operation related with single register here execution as well as storing of result takes place
CMA $\div$ Complement the content of accumulator and result is stored in accumulator
Addressing mode $\rightarrow$ Implicit addressing mode
Zero flag will effect.

⑤ Shifting operation $\div$ Shifting will be done with the help of register $\rightarrow$ Register is a collection of flipflops.
shifting is a rotation $\rightarrow$ Accumulator.

Left shift	} without carry
Right shift	


Right with carry.

① RRC } $\rightarrow$ without
② RLC } carry

Implicit addressing mode

① RAR } - with carry
② RAL }

RRC ÷ This instruction perform right shift operation using this instruction accumulator content will be shifted right by 1 ^{bit} but without carry.



Register Right Shift

After execution ~~D0~~ bit position will shift to D7 bit operation.

No flag will affected.

RLC ÷ Rotate Left without carry. This instruction perform left shift operation after execution D7 bit position shifted to D0 bit position and result is stored in accumulator.




Register Left Shift

RAR ÷ Rotate Right through Carry. This instruction perform right shift operation after execution D0 bit position is shifted to carry flag and carry flag bit position is shifted to D7 bit position.

Implicit addressing mode

Carry and Zero flag will affected



RAL ÷ Rotate Left without Carry. This instruction perform left shift operation through carry after execution D7 bit position is shifted to Carry flag and carry flag bit position is shifted to D0 bit position.
Zero & carry flag will affect.

Compare operation ÷ R/M/8bit
CMP R/M
CPI 8bit data

- ① **CMP R/M** ÷ This instruction perform compare operation after execution contents of register or memory is compared with the contents of accumulator and flags will affect depending upon the following condition
 - ① If accumulator content less than the R/M/8bit the carry flag will activate
 - ② If $A = R/M/8bit$ then O flag will affect.
 - ③ $A > R/M/8bit$ then O & Carry both will reset

Difference between Comparison and Subtraction:
In Subtraction After execution result is stored in accumulator. But in comparison only comparison is done b/w accumulator and R/M/8bit data. ~~Storing~~ Storing will never occur.

Reset

Set and Reset(clear) condition :-

① STC

② CLC

① STC :- Set Carry Flag

② CLC :- Clear Carry Flag