

Set and Reset (clear) Condition :-

① STC

② CLC

① STC :- Set Carry Flag

② CLC :- clear Carry Flag

Branch Control Instruction :-

- Jump
- Subroutine instructions

Interrupts

Jump are of two type

1) Conditional jump

2) unconditional jump :- No need of instructions
JMP 16 bit address

As execution program sequence transferred to even 16 bit address. But without condition - condition related with activation and deactivation of flags.

1) Conditional jump :-

- JC 16 bit address Status $\rightarrow CY = 1$

JNC " $CY = 0$

JZ " $Z = 1$

JNZ " $Z = 0$

JP " $S = 0$

JM	16 bit address	S=1
JPE	"	P=1
JPO	"	P=0

Statements related with Subroutine: Call and return are two instruction comes under Subroutine program. Call will call the Subroutine and return will be used at the end of Subroutine to come back to main program.

→ CALL: CALL are of two type

- Conditional
- Unconditional

CALL 16 bit Address: After execution program sequence is transferred to given 16 bit address this address is given related to address of Subroutine. Subroutine is a program which is used again and again in the main program for eg generating delays

Conditional Call:

CC	16 bit address	status-CY=1
CNC	16 bit address	CY=0
CZ	"	Z=1
CNZ	"	Z=0
CP	"	S=0
CM	"	S=1
CPE	"	P=1
CPO	"	P=0

① Return: Two type

- 1) Conditional
Unconditional

Unconditional

- RET: 16 bit Address: After execution program sequence is transfer to main program

Conditional Return:

- RC: 16 bit address Status \rightarrow $CY=1$
- RNC: " $CY=0$
- RZ: " $Z=1$
- RNZ: " $Z=0$
- RP: " $S=0$
- RM: " $S=1$
- RPE: " $P=1$
- RPO: " $P=0$

Interrupts: 8085 having 5 hardware interrupt

8085 having 8 software interrupt

RST 0 \rightarrow 0000H

RST 1 \rightarrow +8 \rightarrow 0008H

RST 2 \rightarrow 0010H

RST 3 \rightarrow 0018H

RST 4 \rightarrow 0020H

RST 5 \rightarrow 0028H

RST 6 \rightarrow 0030H

RST 7 \rightarrow 0038H

Software interrupt are used to interrupt main program and transferred to standard address location define by each software interrupt

Machine and Input/Output controlled instruction:-

- 1) ~~IN~~ IN Post Address \div After execution contents occur in ports transfer to accumulator
8 bit
- 2) OUT Post address \div After execution accumulator content transfer to 8 bit port.

Machine Control Instruction:-


- ① NO P \rightarrow No operation \div After execution program will stop for a moment. This instruction is used to provide delay of few microseconds and after execution next instruction of main program will start executed.
- ② HLT \div Halt will stop the program. No instruction will execute after halt.
- ③ DI \rightarrow Disable interrupt. This instruction will disable all interrupt except ~~trap~~ trap because trap is a non maskable interrupt.
- ④ EI \div Enable Interrupt \div will enable all interrupt all flag will be affected.

Timing Diagram of 8085: It is defined as the display of information during transferring of data reading operation, writing operation, I/O output read operation and input output write operation. Also define as no of clock or T-States required for the execution of an instruction. Any instruction can maximum having five machine cycles.

Machine Cycle: It is defined as the operation operated on an instruction. Five operations are performed for execution of an instruction depending upon its types.

- ① Opcode fetch operation
- ② Memory read operation
- ③ Memory write operation
- ④ I/O read operation
- ⑤ I/O write operation

① OpCode fetch operation: 4 clock cycle or 6 clock cycle (T-state) required for fetch operation depending upon status signal (CS, S, IO/M, ALE).
eg: MOV A, B → value in Hexadecimal
↓
1 byte instruction



- ① This instruction related with opcode fetch instruction
- ② Hexcode of this instruction is given which is read from memory to IO/M = 0
- ③ Because this is fetch operation So = S₁ = 0
- ④ Higher order address will be send to first three clock cycle
- ⑤ Low order address / Data bus dependent upon ALE signal. When ALE = 1 Address will be sent and ALE = 0 Data will be sent. First clock cycle send address and second & third clock cycle will send data b/w these three clock cycle. Some space is unspecified which is related with Address Latching (Temporarily Storing of Address).

⑥ $\overline{RD} = 0$ means data is read in second & third clock cycle and after third clock cycle it will go high mean 8085 automatically cut from memory.

⑦ T₄ State in opcode fetch operation is used for decoding purpose.

II Memory Read operation:-


① Three clock cycle required for its operation depending upon status of signals.

eg- MVI A, 30H
↳ opcode fetch → 4
30H + 3
7 T state

$f = 3.67 \text{ MHz}$

1 clock cycle $T = \frac{1}{3.67 \text{ MHz}}$

7 T state = $7 \times \frac{1}{3.67 \text{ MHz}}$




III Memory write operation :-

eg store operation.

STA 3000H

- 1) opcode fetch 4
- ② 00 → Memory Read 3
- ③ 30 → Memory Read 3


④ Memory Write 3
13T state.




⑤ III. JIP O/P read operation: 3 Clock Cycle are required.

eg IN 01H

- ↳ ① opcode fetch 4
 - ② Memory Read 3
 - ③ JIP O/P read operation 3
- 10T State



IV I/O write operation



Q Write a subroutine for generating ~~subroutine~~ delay in ~~the~~ main program?

```

MVI B, ffH
DCR B
JNZ loop
RET
    
```

↓
for Subroutine.

for normal delay →
HLT instead of RET

It is define as transferring of data between microprocessors and memory as well as b/w microprocess & input output devices.

Two ways of transferring

- ① Memory Mapped input output scheme
- ② I/O mapp I/O, OP Scheme

① In this scheme single Address space is assigned for both Memory and input output device.

It mean address that is assigned for memory location can never be assigned to input output device Both having different address.

In this scheme input output device act as a memory location.

This scheme is applied for small data transferring.

I/O map I/P O/P Scheme: In this scheme both devices have assign same address. The scheme is related with 80 85 microprocessors, in which $\overline{IO/\overline{M}}$ is the pin which define either address of memory location as input output device.

$\overline{IO/\overline{M}} = 0$ mean address define assigned for memory location

$\overline{IO/\overline{M}} = 1$ mean address assigned for input output device

- Two more instruction used in this scheme are in and out

IN related with reading of data from input output device.

OUT relate transferring of data from accumulator to input output accumulator.

Another mode of data transferring is done by DMA ^{data} transfer technique / scheme

↳ Direct Memory Access

HOLD pin is used for peripheral devices by taking its request and second pin related with \overline{HLDA}

Two Scheme used for DMA Data Controlling machine

- ① Cyclic Stealing \div It is related with byte ^{to} byte
- ② Burst Mode of data transfer \div All the data transfer together